BEGIN:VCALENDAR
VERSION:2.0
PRODID:Linklings LLC
BEGIN:VTIMEZONE
TZID:America/Chicago
X-LIC-LOCATION:America/Chicago
BEGIN:DAYLIGHT
TZOFFSETFROM:-0600
TZOFFSETTO:-0500
TZNAME:CDT
DTSTART:19700308T020000
RRULE:FREQ=YEARLY;BYMONTH=3;BYDAY=2SU
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0500
TZOFFSETTO:-0600
TZNAME:CST
DTSTART:19701101T020000
RRULE:FREQ=YEARLY;BYMONTH=11;BYDAY=1SU
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTAMP:20230124T171526Z
LOCATION:C1-2-3
DTSTART;TZID=America/Chicago:20221117T083000
DTEND;TZID=America/Chicago:20221117T170000
UID:submissions.supercomputing.org_SC22_sess226_spostg105@linklings.com
SUMMARY:ParaGraph:  An Application-Simulator Interface and Toolkit for Har
 dware-Software Co-Design
DESCRIPTION:ACM Student Research Competition: Graduate Poster, ACM Student
  Research Competition: Undergraduate Poster, Posters\n\nParaGraph:  An App
 lication-Simulator Interface and Toolkit for Hardware-Software Co-Design\n
 \nIsaev\n\nParaGraph is an open-source toolkit for use in co-designing har
 dware and software for supercomputer-scale systems. It bridges an infrastr
 ucture gap between an application target and existing high-fidelity comput
 er-network simulators. The first component of ParaGraph is a high-level gr
 aph representation of a parallel program, which faithfully represents para
 llelism and communication, can be extracted automatically from a compiler,
  and is “tuned” for use with network simulators. The second is a runtime t
 hat can emulate the representation’s dynamic execution for a simulator. Us
 er-extensible mechanisms are available for modeling on-node performance an
 d transforming high-level communication into operations that backend simul
 ators understand. Case studies include deep learning workloads that are ex
 tracted automatically from programs written in JAX and TensorFlow and inte
 rfaced with several event-driven network simulators. These studies show ho
 w system designers can use ParaGraph to build flexible end-to-end software
 -hardware co-design workflows to tweak communication libraries, find futur
 e hardware bottlenecks, and validate simulations with traces.\n\nRegistrat
 ion Category: Tech Program Reg Pass
END:VEVENT
END:VCALENDAR