BEGIN:VCALENDAR
VERSION:2.0
PRODID:Linklings LLC
BEGIN:VTIMEZONE
TZID:America/Chicago
X-LIC-LOCATION:America/Chicago
BEGIN:DAYLIGHT
TZOFFSETFROM:-0600
TZOFFSETTO:-0500
TZNAME:CDT
DTSTART:19700308T020000
RRULE:FREQ=YEARLY;BYMONTH=3;BYDAY=2SU
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0500
TZOFFSETTO:-0600
TZNAME:CST
DTSTART:19701101T020000
RRULE:FREQ=YEARLY;BYMONTH=11;BYDAY=1SU
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTAMP:20230124T171524Z
LOCATION:C140-142
DTSTART;TZID=America/Chicago:20221113T084000
DTEND;TZID=America/Chicago:20221113T090000
UID:submissions.supercomputing.org_SC22_sess423_ws_qcs103@linklings.com
SUMMARY:Wide Quantum Circuit Optimization with Topology Aware Synthesis
DESCRIPTION:Workshop\n\nWide Quantum Circuit Optimization with Topology Aw
 are Synthesis\n\nWeiden, Kalloor, Kubiatowicz, Younis, Iancu\n\nUnitary sy
 nthesis is an optimization technique that can achieve optimal gate counts 
 while mapping quantum circuits to restrictive qubit topologies.  Synthesis
  algorithms are limited in scalability by their exponentially growing run 
 times.  Application to wide circuits requires partitioning into smaller co
 mponents.  In this work, we explore methods to reduce depth and multi-qubi
 t gate count of wide, mapped quantum circuits using synthesis.  We present
  TopAS, a topology aware synthesis tool that preconditions quantum circuit
 s before mapping.  Partitioned subcircuits are optimized and fitted to spa
 rse subtopologies to balance the opposing demands of synthesis and mapping
  algorithms.  Compared to state of the art wide circuit synthesis algorith
 ms, TopAS is able to reduce depth on average by 35.2% and CNOT count by 11
 .5% for mesh topologies.  Compared to the optimization and mapping algorit
 hms of Qiskit and Tket, TopAS is able to reduce CNOT counts by 30.3% and d
 epth by 38.2% on average.\n\nSession Format: Recorded\n\nTag: Quantum Comp
 uting\n\nRegistration Category: Workshop Reg Pass
END:VEVENT
END:VCALENDAR