BEGIN:VCALENDAR
VERSION:2.0
PRODID:Linklings LLC
BEGIN:VTIMEZONE
TZID:America/Chicago
X-LIC-LOCATION:America/Chicago
BEGIN:DAYLIGHT
TZOFFSETFROM:-0600
TZOFFSETTO:-0500
TZNAME:CDT
DTSTART:19700308T020000
RRULE:FREQ=YEARLY;BYMONTH=3;BYDAY=2SU
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0500
TZOFFSETTO:-0600
TZNAME:CST
DTSTART:19701101T020000
RRULE:FREQ=YEARLY;BYMONTH=11;BYDAY=1SU
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTAMP:20230124T171522Z
LOCATION:C146
DTSTART;TZID=America/Chicago:20221114T093000
DTEND;TZID=America/Chicago:20221114T100000
UID:submissions.supercomputing.org_SC22_sess441_ws_h2rc112@linklings.com
SUMMARY:Enabling VirtIO Driver Support on FPGAs
DESCRIPTION:Workshop\n\nEnabling VirtIO Driver Support on FPGAs\n\nBandara
 , Sanaullah, Tahir, Drepper, Herbordt\n\nHost-FPGA connectivity is critica
 l for enabling a vast number of FPGA use-cases. This interface must be rel
 iable, robust, and uniform, while supporting necessary protocols and funct
 ionality. Existing support for host-FPGA connectivity  has a number of dra
 wbacks, including a lack of portability and poor upstream support. Native 
 VirtIO drivers in the host OS can help address these limitations, but impl
 ementing device-side support for VirtIO is challenging due to the hardware
  complexity involved.\n\nWe present a framework for enabling FPGAs to inte
 rface native operating system VirtIO drivers on the host. To reduce the im
 plementation overhead and improve portability, this framework uses both ge
 neric RTL blocks and modified, chip/device specific PCIe IP blocks. We tes
 t the framework using Xilinx IP, implemented on an Alinx board, and a host
  machine running Fedora. Our results show that the FPGA can be successfull
 y enumerated as a VirtIO device, and interfaced using only native Linux Vi
 rtIO drivers.\n\nSession Format: Recorded\n\nRegistration Category: Worksh
 op Reg Pass
END:VEVENT
END:VCALENDAR